











Sheet: /	
File: fakeTecv5.kicad_sch	
Title: fakeTec v5	
Size: A4	Date: 2025-03-19
KiCad E.D.A. 8.0.8	Rev: 2
Id: 1/1	

HQDFM Design for Manufacture(DFM) Report


File name: 0000A821924_1

Time: 2026-04-11 Layer count:2

PCB Thickness: 1.60



Quantity: 5

mm



Basic Board Specs	Trace Width/Spacing	8.00/8.00mil
	Milling Density	
	Surface Finish Area	21.59%
	Test Point Count	
	Panel Efficiency	

The file size is small, which can affect the surface mount assembly process. It is recommended to have a size larger than 7*7cm. You can optimize the size by adding a process edge or increasing the panelization.



Type	Category	No. of Checks	Result
General Analysis	Ipc Check	1	
	Types Devices	1	
PCB_SOLDERMASK	Solder Mask Analysis	3	Pass 1
	Missing Mask Opening	2	Pass
PCB_SILKSCREEN	Silkscreen Analysis	2	Pass 9, Fail 3
PCB_SIGNAL	Signal Integrity	5	Pass 2
	Smallest Trace Width	1	Pass 2
	Smallest Trace Spacing	4	Pass 60, Fail 1
	SMD Pad Spacing	2	Pass
	Pad Size	3	Pass
	Annular Ring Size	4	Pass
	Drill to Copper	4	Pass 5, Fail 8
	Copper/Edge Gap	3	Pass
	Drill On Pad	4	Pass
	Special Pad	1	Pass 2
	Hatched Copper	1	Pass
	Drill Size	14	Pass 8
PCB_DRILL	Drill Spacing	32	Pass
	Drill to Edge	4	Pass 2
	Special Drills	3	Pass